ABSTRACT N-channel FETs with ferroelectric (FE) HfZrO gate oxide are fabricated, showing steep subthreshold slope under certain conditions. Possible origins of I D -V G hysteresis, the hysteresis versus subthreshold slope tradeoff, dependence on the bias voltage and temperature and the competition between trapping and FE behavior are reported and discussed. A band of active traps in the FE layer responsible for charge trapping during device operation is characterized. Transient I D -V G measurements are introduced to facilitate differentiating between trapping and FE behavior during subthreshold slope measurements.
I. INTRODUCTION
The transfer characteristic of MOSFETs has a fundamental thermodynamic limit in its steepness known as "Boltzmann tyranny" that restricts the minimum possible subthreshold slope to ∼60 mV/dec at room temperature. In recent years, ferroelectric (FE) FETs have been experimentally demonstrated to break this limit [1] - [8] . Despite such successful demonstrations, some critical challenges need to be addressed for the FEFET to be of use to the industry. Firstly, a FE material is needed to be compatible with the existing CMOS processing technology, i.e., deposited by ALD. In addition, as FE films are known to lose its ferroelectric properties below certain critical thickness, the material to be used must possess its ferroelectricity at a thickness that would allow metal gate and gate dielectric (DE) to fit in the fin-to-fin space and gate trench. Previously, doped HfO 2 has been demonstrated to meet these criteria. However, in doped HfO 2 , the required mole fraction for Si, Al, Y, Gd, La and Sr as a dopant are less than 15% to get the FE phase [9] . Such dopants can be used in the thick FE oxide-based devices but may become impractical in ultra-scaled ones.
In this work we therefore use planar n-channel FEFET fabricated by gate-last process with Hf 0.5 Zr 0.5 O 2 FE gate oxide as it is more scalable. Even though the gate stack is not optimized for steep slope operation [10] , the devices show < 60 mV/dec threshold under certain measurement conditions. We discuss possible mechanisms contributing to the device hysteresis, the hysteresis vs. subthreshold slope tradeoff and we report the effect of oxide thickness, lateral scaling, anneal and measurement temperatures, and bias voltage on trapping and polarization behavior [11] .
Charge trapping in the gate oxide of FET originates from oxide defects and leads to various degradation effects, such as bias temperature instability (BTI) [12] . These defects can be located at any spatial position within the oxide as well as can have different ionization energies. In this extended work [11] we extract the defect energy band active in our Hf 0.5 Zr 0.5 O 2 n-channel FEFET from Non-radiative MultiPhonon (NMP) theory using BTI-like methodology [13] below the device ferroelectric coercive voltage. Finally, we propose a simple method to separate the trapping and ferroelectric behavior in the FEFET during I D -V G characterization using transient-current measurements.
II. EXPERIMENTAL
The following device fabrication and electrical characterization were employed in this work.
i) Device fabrication: We used gate-last process for fabricating planar FEFETs. The high-k oxide of 3nm, 5nm and 8nm thickness has been deposited using ALD, followed by the deposition of 10nm TiN on top of the oxide as gate metal. Finally, to crystallize the oxide, post-metallization-annealing was done at 500 0 C, 550 0 C and 600 0 C. The interfacial SiO 2 layer has a thickness of 0.8nm. Fabricated devices have the dimensions (width × gate length) of 10µm × 10µm, 1µm × 1µm and 1µm × 70nm. The GIXRD data shown in Fig. 1 
III. ORIGINS OF FEFET HYSTERESIS
Several phenomena are known to cause and impact the FEFET transfer characteristics, particularly its hysteresis and the corresponding threshold voltage shift V th .
• In response to the oxide electric field E ox generated by the application of V G , FE dipoles are reoriented along the direction of the field, or in other words, polarize the oxide. When the E ox field is removed, the FE experiences a depolarization field as it is connected in series with another capacitor that arises from the Si channel [15] - [17] . In addition, presence of non-polar phase in the FE oxide creates the same effect [16] .
• In addition to FE polarization, gate-oxide charging will typically take place during FEFET operation due to charge carriers tunneling into and out of the insulator preexisting oxide defect centers [18] . Charge trapping/detrapping at the channel side (CS) will generally result in V th with the opposite sign from FE polarization (Fig. 2a) as electrons are trapped during the forward V G sweep. On the other hand, detrapping of electrons at the gate side (GS) will result in the same sense of hysteresis as FE polarization and may be therefore convoluted or confused with FE polarization switching [19] , [20] . When the E ox field is removed (during reverse sweep), the trapped charge can get de-trapped ( Fig. 2b ) [20] . • Apart from charge trapping, V th shift may also arise from ionic motion inside the oxide [21] . This latter mechanism is not considered in this study. The directions of hysteresis and the impact on the full n-channel FEFET double-sweep I D -V G characteristic are summarized in Fig. 2c .
Results and discussion: In this section we show the results obtained from the measurements and discuss the physical origin of the observations. The section is divided into three sections: basic device operation, extraction of the oxide defect bands, and the transient I D -V G technique.
A. BASIC DEVICE OPERATION
We start with a fresh ferroelectric FET device, the oxide of which is not woken up by any electric field cycling. from 0V to V m = 2.0, 2.5, and 3.0 V are shown in Fig. 3 . Hysteresis in the transfer characteristics is clockwise for V m = 2 V, which is typical for CS trapping behavior (see Fig. 2 ). When compared against the non-ferroelectric DEFET, the ferroelectric device shows a larger threshold voltage and a poorer SS. As V m is increased, the hysteresis changes direction. This is typically explained as a wakeup (or polarization) of the FE oxide followed by polarization switching. Once the polarization switching dominates, sub 60mV/dec slope is observed but only in the reverse trace of the V G sweep. The results are reproducible in repeated measurements.
Since during the forward sweep the FE oxide becomes polarized, it should result in principle in sub 60mV/dec slope as well. We assume that progressive trapping of channel electrons during forward sweep causes a positive shift in V th , which in turn results in poor SS [22] . During the reverse sweep, the depolarization field increases with decreasing V G . In addition to that, CS electron de-trapping from oxide defect states takes place in the reverse trace. As a consequence, the steep SS in the reverse trace is observed. Figure 4 shows the subthreshold slope (SS) obtained in the reverse V G trace for different oxide thicknesses, anneal temperatures of the oxide, and for different values of V m . It is clearly noticed that as the V m value increases, the minimum value of SS decreases below 60 mV/dec for all reported samples. Figure 5 reports the scalability of the device-the average value of hysteresis is plotted, along with its standard deviation for different values of V m , for different device dimensions (width × gate length). Although there is some distribution in the data, the trend clearly shows polarization switching behavior dominates over trapping behavior as V m increases, down to L g = 70 nm.
In Fig. 6 it is seen that at lower temperatures the FE behavior gets stronger. We assume that it is because fewer oxide traps are filled, as gate oxide trapping is a thermally activated process. This leads to a weaker influence of trapping phenomena over the FE behavior.
Our data also indicate a clear hysteresis vs. SS tradeoff, shown in Fig. 7 . Specifically, we observe that the lower the SS value, the higher the hysteresis and vice versa. The link VOLUME 7, 2019 857 between SS and hysteresis could lie in V m . We see that in order to get lower SS, higher V m is needed. But higher V m will result in more polarization and a higher hysteresis. We cross check this correlation against other published works by different groups and find a similar trend. We note that, e.g., Lee et al. [6] showed nearly zero hysteresis with sub-60mV/dec switching; their result, however, was found to be dependent on measurement speed. It is already established that trapping is a transient phenomenon-the longer the measurement time the more trapping occurs in the oxide. Consequently, variation of measurement speed leads to a variation of the net trapped charge and a subsequent variation of the trapping component of V th . Note in Fig. 2 the trapping and depolarization give V th of opposite sign. It is therefore possible that at a right measurement speed, the two components compensate each other, giving apparently zero hysteresis. In fact, with the increase in measurement speed Lee et al. [6] observed larger hysteresis in counter-clockwise direction (less trapping / more depolarization).
B. EXTRACTION OF THE DEFECT BAND
Electrically active defects such as oxygen vacancies are commonly observed in high-k oxides like HfO 2 , ZrO 2 and Hf 0.5 Zr 0.5 O 2 [23] . Such defects may occur due to the imperfection of the oxide material, presence of grain boundaries, or due to the polycrystalline nature. At non-zero absolute temperature defects may be present even in a perfect crystal due the thermodynamic effects. In order to characterize the active defects in our gate oxide stack, we used a measurement scheme consisting of multiple charging ("stress") and discharging ("measurement") cycles (Fig. 8) , originally developed for BTI reliability testing [14] . Briefly, the "stress" phases (V G = V stress ) with exponentially increasing durations allow to characterize the trap capture time distributions, while measuring the detrapping ("relaxion") during the "measurement" phase (V G = V meas ∼ V th ) allows evaluating the trap emission time distributions. Repeating the measurement at multiple V stress voltages and temperatures then enables determining the complete trap properties, including their energy distribution in the Hf 0.5 Zr 0.5 O 2 oxide band gap [13] . of V stress . The same trend is observed in our FEFET at lower voltages. Above V stress − V th ∼1.2 V, E ox is high enough for the FE oxide to start polarizing during the stress phase, resulting in negative V th during the measurement phase. The defect band properties in the FE oxide can therefore be extracted from the measurements at V stress − V th < 1.2 V. Fig. 10 shows V th of Hf 0.5 Zr 0.5 O 2 FEFET during measurement phases for varying V stress . The measured data are then fitted by 2-state NMP theory incorporated into our "Comphy" tool [24] to extract the defect band properties. Both CS and GS trapping are natively considered. Details of the procedure are available elsewhere [13] . The result is shown in Fig. 11 .
In addition to the defect band in the HfZrO layer, a defect band in the interfacial SiO 2 is also assumed in the fit. Table 1 then summarizes the parameters describing the defect band in the HfZrO layer (see Fig. 11 ) active at positive V G biases (n-channel FET operation), i.e., the traps responsible for counteracting FE polarization switching in our FEFET. We note that the defect band is relatively deep in energy (close to the Si midgap), which is in agreement with the nearly linear V th vs. V stress − V th dependence in Fig. 9 [25] (Fig. 12b) onto the gate bias V G axis (Fig. 12a) using time as the common variable between them. The trends in the resulting composite graph (upward, flat, downward, or a combination) are then compared with the standard I D -V G (Fig. 2) to find out which effect dominates the operating regime of the device. We next apply the transient I D -V G to SiO 2 , Al-HfO 2 and HfZrO based FETs. Figure 13 shows this composite plot obtained on a SiO 2 -based FET at different temperatures. At high I D / high V G levels, the transient trend is always flat, as well as independent of temperature, owing to the low trap density in SiO 2 . At lower I D levels (∼1nA to ∼100nA) some upward and downward transients in the forward and reverse V G sweeps, respectively, are observed, which we believe may be a signature of weak trapping. At the lowest I D levels (∼10pA to ∼1nA) the transients are most likely low current measurement artefacts-they are seen in all our devices and at all measurement conditions.
In an Al-HfO 2 based FET, the I D transient trend during reverse V G sweep is always strongly upward (Fig. 14) , consistent with CS detrapping. It is related to the fact that trap density in the high-k oxide is significantly higher as compared to that in SiO 2 . Figure 15 then shows the same measurement on a HfZrO based FEFET. At −40 0 C it is seen during the reverse sweep at low V G that the trend is again upward in the beginning (a signature of CS de-trapping). Interestingly, we observe in 860 VOLUME 7, 2019 some transients that when some of the trapped charge get detrapped the trend switches its direction in the middle of the transient (inset of Fig. 15 ). Hence there is an apparent competition between CS de-trapping and either GS trapping or FE depolarization. Since we don't observe domination of GS trapping in Al-HfO 2 and we assume it is the case in HfZrO as well, we conclude the main cause must be FE depolarization. The trend reversal in the transient I D -V G happens at low V G because the depolarization field increases as V G is ramped down [15] . As temperature increases, the depolarization effect becomes visible even at higher V G values. It is because with increasing temperature the energy barrier for polarization switching goes down, which results in a decrease of coercive field [26] . Consequently, a lower depolarization field is necessary to cause the depolarization of the polarized oxide.
In Fig. 16 we plot the transient trends during the reverse sweep of V G by plotting difference between the logarithm of the 1 st and 10 th measured I D values. The positive values thus represent downward transient (depolarization) while negative values represent trapping. The crossover point from negative to positive value represents the level of current at which the trend reversal of the transient happened in Fig. 15 . Figure 16 documents that as temperature increases, depolarization gets prominent at higher current values. In addition, it shows higher values of V m lead to increased depolarization effect. This is most visible at 85 • C-the depolarization occurs up to I D = ∼5×10 −8 A for V m = 2 V, while it occurs up to I D = ∼10 −6 A for V m = 2.5 V.
IV. CONCLUSION
We have reported HfZrO-based FEFETs scaled down to 70nm gate length. The devices show steep subthreshold slope in reverse V G sweep only, along with V th hysteresis. Gate oxide trapping and polarization switching greatly depends on the bias voltage range and operating temperature. Negligible effect of anneal temperature is observed. A band of active traps in the ferroelectric layer is characterized. Using our transient I D -V G measurement technique we demonstrated the competition between trapping and FE behavior taking place during I D -V G measurement. This measurement scheme thus facilitates understanding of mechanisms impacting the FEFET subthreshold slope.
